Welcome to Vidyarthiplus (V+) Shop!

Digital Principles And System Design Premium Lecture Notes - Venkat Raman Notes

More Views

Digital Principles And System Design Premium Lecture Notes - Venkat Raman Notes
Rs.60.00

Availability: In stock

Digital Principles And System Design Premium Lecture Notes, Prepared by Venkat Raman. Specially for Computer Science Engineering . Syllabus Covered based on Anna University B.E Computer Science Engineering. Regulation 2013

CONTENT:

UNIT-1 (pages:88)
BOOLEAN ALGEBRA AND LOGIC GATES
UNIT-2 (Pages:34)
COMBINATION LOGIC
UNIT-3 (Pages:36)
DESIGN WITH MSI DEVICE
UNIT-4 (Pages:61)
SYNCHRONOUS SEQUENTIAL LOGIC
UNIT-5 (Pages:23)
ASYNCHRONOUS SEQUENTIAL LOGIC

Rs.60.00
Description

Details

Digital Principles And System Design Premium Lecture Notes, Prepared by Venkat Raman. Specially for Computer Science Engineering . Syllabus Covered based on Anna University B.E Computer Science Engineering. Regulation 2013

CONTENT:

UNIT-1 (pages:88)
BOOLEAN ALGEBRA AND LOGIC GATES
UNIT-2 (Pages:34)
COMBINATION LOGIC
UNIT-3 (Pages:36)
DESIGN WITH MSI DEVICE
UNIT-4 (Pages:61)
SYNCHRONOUS SEQUENTIAL LOGIC
UNIT-5 (Pages:23)
ASYNCHRONOUS SEQUENTIAL LOGIC

UNIT-1
BOOLEAN ALGEBRA AND LOGIC GATES
K-map
Multilevel NAND and NOR implementation
Basic logics for GATE
NOR – NOR implementation
NOR function
NAND function
Boolean function
NAND-NAND implementation
NOT function
AND function
Logic gates using sum
Boolean algebra theorem
Boolean expression
Literal
1. Sum of product form
2. Product of sum form
Binary number system
1. Binary code
2. Encoded
a. Numeric code
b. Alphanumeric code
Signed binary number

UNIT-2
COMBINATION LOGIC
Implementation of full adder
Half subtractor
Full subtractor

UNIT-3
DESIGN WITH MSI DEVICE
BCD to seven segment display
Decoder
Encoder
Decimal to BCD encoder
Multiplexers
Demultiplexer
4 bit magnitude comparator
Combinational circuit
Switching function

UNIT-4
SYNCHRONOUS SEQUENTIAL LOGIC
JK flip flop
Clocked sequential machine
T- flip flop
Sequential circuit with D flip flops
State reduction
2 models:
1. Moore model
2. Mealy model
SR flip flop
Level triggering
1. Positive level triggering
2. Negative level triggering
3. Edge triggering

UNIT-5
ASYNCHRONOUS SEQUENTIAL LOGIC
Pulse mode circuit
Desiging of asynchronous sequential circuit
D-latch