Hello There, Guest! RegisterLogin with Facebook
Login with Facebook

>>> Anna University Sixth Semester Question Bank Collection (R2013) ECE,MECH,CSE,IT,EEE,CIVIL,EIE
>>> Anna University November/December 2015 Examination Question Papers
>>> Anna University Study Materials for all Departments
>>> Anna University Question Papers : April May June 2015 Question Papers | Nov Dec 2014 and Jan 2015 Question Papers

Register or Login to Submit Study Materials , Shoutbox and also to access Many Features !!

Vidyarthiplus Shop :: Handwritten Premium Lecture Notes
Share your Study Materials with us
Share your Study Materials with us : Click Here

EC2354 VLSI Design May June 2014 Important Questions

Anna University , Chennai
Department of Electronics and Communication Engineering
Sixth Semester
EC2354 VLSI Design 
May June 2014 Important Questions

(Regulation 2008) 

Attachment :

.pdf   VLSI IMP 2014.pdf (Size: 212.87 KB / Downloads: 2,373)

1. Derive the CMOS inverter DC characteristics and obtain the relationship for output voltage at  different region in the transfer characteristics.
2. Explain with neat diagrams the various CMOS fabrication technology
3. Explain the latch up prevention techniques.
4. Explain the silicon semiconductor fabrication process.
5. Explain various CAD tool sets

1. Explain the operation of PMOS Enhancement transistor
2. Explain the threshold voltage equation
3. Explain the operation of NMOS Enhancement transistor.
4. Explain the Transmission gate and the tristate inverter briefly.
5. Explain about the various non ideal conditions in MOS device model.

1. Explain the concept of MOSFET as switches
2. Explain the ASIC design flow with a neat diagram
3. Explain the concept of Delay estimation, logical effort and sizing of MOSFET

1. Explain fault models.
A) Stuck-At Faults
B) Explain ATPG.
2. Briefly explain
a) Fault grading & fault simulation
b) Delay fault testing
c) Statistical fault analysis
3. Explain scan-based test techniques.
4. Explain self-test techniques and IDDQ testing.
5. Explain system-level test techniques

1. Explain with neat diagrams the Multiplexer and latches using transmission Gate.
2. Explain the concept of gate delay in VERILOG with example
3. Explain the concept of MOSFET as switches and also bring the various logic gates using the switching concept.
4. Explain the concept involved in structural gate level modeling and also give the description for half adder and Full adder.
5. Explain the VLSI design flow with a neat diagram.

New Share your Study Materials with us : Click Here


there sme mistakes in vlsi design question paper!!!!!mr.srini pls check it! !!!! becaz unit 2 also under the unit 1!!!!



Recommend on Google