Hello There, Guest! RegisterLogin with Facebook
Login with Facebook

Anna University April May June 2015 Last Date for Applying Revaluation
FORNYA 5 - National Level Technical Symposium - Velammal Engineering College
TNPSC CCS-I Exam (Group-I Services) Recruitment 2015
Anna University Internal Assessment Schedule for Nov./Dec. 2015 Examinations (UG/PG Odd Semesters)
>>> Anna University Arrear Examinations Nov / Dec - 2015 Starts From 2nd September - 2015 (Tentatively)
Tamil Nadu Engineering Admission TNEA 2015 Vacancy Position details for Academic General Counselling
>>> TANCET 2015 Unofficial Ranklist
>>> Anna University Chennai B.E./B.TECH All Semester Syllabus Regulation 2013
>>> Anna University Question Papers : April May June 2015 Question Papers | Nov Dec 2014 and Jan 2015 Question Papers
TANCET 2015 Ranklist

Register or Login to Submit Study Materials , Shoutbox and also to access Many Features !!

Vidyarthiplus Premium Lecture Notes

Digital Logic Circuits (DLC) Important Questions 2012
#1


Anna University
Digital Logic Circuits (DLC)
Important Questions

Common To

EE46Big Grinigital Logic Circuits
EC1261A Digital Logic Circuits
080280029Big Grinigital Logic Circuits
131405Big Grinigital Logic Circuits
10133EE406ABig Grinigital Logic Circuits

Unit I

1. Obtain the minimum SOP using Quine McCluskey’s method and verify using K – Map.
F = m0 + m2 + m4 + m8 + m9 + m10 + m11+ m12 + m13

2. Determine the prime implicants of the following function using tabulation method and verify using K –Map. F = (A,B,C,D) = ∑ (3,4,5,7,9,13,14,15)
3. Design a Binary to BCD code converter and BCD to Excess -3 code converter.
4. Reduce the given expressions using Boolean algebra:
(1) x’y’z’ + x’y’z + x’yz + xy’z + xyz
(2) p’q’r + p’qr’ + p’qr + pqr’ + pq’r’
5. Design a decimal adder to add two decimal digits.

Unit II

1. Design a asynchronous decade counter using JK flipflop.
2. Design a 8 X1 Mux using 2 X1 multiplexers.
3. Design a synchronous counter using JK flipflop in the sequence 7,4,3,1,5,0,7….
4. Draw and explain the block diagram of Mealy circuit
5. Design a MOD -5 synchronous counter using JK flip-flops .Draw a timing diagram.
6. Design a 2 bit Magnitude Comparator.

Unit III

1. Describe the steps involved in design of asynchronous sequential circuit in detail with an example.
2. Explain the working of a 3 – input TTL totem-pole NAND gate.
3. Explain the concept and implementation of ECL logic family.
4. Explain In detail about FPGA.
5. A combinational circuit is defined by the functions .
F1 (A,B,C ) =∑ (3,5,6,7)
F2 (A,B,C ) =∑ (0,2,4,7).Implement the circuit with PLA


Unit IV

1. Design an asynchronous sequential circuit that has two inputs X2 and X1 and one output Z. When
X1 = 0, that output Z is 0. The first change in X2 that occurs while X1 is 1 will cause output Z to be 1. The output Z will remain 1 until X1 returns to 0.

2. An asynchronous sequential circuit has two internal states and one output. The excitation and
output functions describing the circuit are
Y1 = x1x2 + x1 y’2 + x’2y1
Y2 = x2 + x1 y’1y2 + x’1y1
Z = x2 + y1

a) Draw the logic diagram of the circuit.
b) Derive the transition table and output map.
c) Obtain a flow table for the circuit.

3. The Circuit has two inputs T (toggle) and C (clock) and one output Q. The output state is complemented if T=1 and clock C changes from 1 to 0 otherwise, under any other input condition, the output Q remains unchanged. Derive the primitive flow table and implication table and the logic diagram.

4. Draw the State diagram and obtain the primitive flow table for a circuit with two inputs X1 and X2 and two outputs Z1 and Z2 that satisfies the following conditions.

1) When X1 X2 =00, output Z1 Z2 =00.
2) When X1 = 1 and X2 change from 0 to 1, the output Z1 Z2 =01.
3) When X2 = 1 and X1 change from 0 to 1, output Z1 Z2 =10.
4) Otherwise output does not change.

5. Implement the following Boolean functions with a PLA.
F1 (A, B, C) = ∑ (0, 1, 2, 4)
F2 (A, B, C) = ∑ (0, 5, 6, 7)
F3 (A, B, C) = ∑ (0, 3, 5, 7)

Unit V

1. Write VHDL program for 4x1 multiplexer.
2. Explain in detail the design procedure for register transfer language.
3. Write an HDL behavioral description of JK flip-flop using if-else statement based on the value of present state.
4. Write VHDL program for 4-bit ripple counter.
5. Explain the design procedure of RTL using VHDL

For the student , by the student , to the student !!



Possibly Related Threads...
Thread Author Replies Views Last Post
  Important Questions for Integrated Product Development Vidhy Arthi 2 253 12-03-2015, 07:21 PM
Last Post: Aravindhan Manogaran
  Important Questions for Fly by wire Systems Vidhy Arthi 0 189 12-03-2015, 03:28 PM
Last Post: Vidhy Arthi
  GE6351-Environmental science And Engineering Nov Dec 2014 Important Question kavi 4 2,517 04-12-2014, 02:58 PM
Last Post: Aravindhan Manogaran
  GE6251 Basic Civil And Mechanical Engg Nov Dec 2014 Important question kavi 0 896 03-12-2014, 06:47 PM
Last Post: kavi
  AT6032 Mechanics Of Machines Nov Dec 2014 Important Question kavi 0 1,400 03-12-2014, 04:56 PM
Last Post: kavi
  EC2312-Microprocessor and Microcontroller Nov Dec 2014 Important Question V+ Rajee 0 975 03-12-2014, 11:54 AM
Last Post: Rajee
  EC2304 Microprocessors And Microcontrollers Important Questions - Anand Edition Anandec 1 1,450 30-08-2014, 07:54 AM
Last Post: Srini
  080230069 Cloud computing Important Questions - All Units Srini 0 2,333 03-04-2014, 07:54 AM
Last Post: Srini
  ELECTRIC CIRCUITS AND ELECTRON DEVICES - Two Marks Important Questions Srini 4 6,255 25-01-2014, 09:56 AM
Last Post: pujimani
Thumbs Up ANNA UNIV- BASIC INDUSTRIAL BIOTECHNOLOGY- IMPORTANT 16 MARKS indiainspire 1 1,637 05-12-2013, 01:27 PM
Last Post: Rdx
Reply

FORNYA 5 - National Level Technical Symposium - Velammal Engineering College


Subscribe


Recommend on Google


Latest Threads
-> MPA (F) 119 Paper – IX : Development Administration June 2010 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (F) 116 Paper- VI :Public Personnel Administration May/ June 2011 Question ...
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (F) 117 Paper- VII Financial Administration May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (F) 120 Paper- X International Organisation And Administration May/ June 201...
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (P) 113 Paper- I: Modern Governments May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> EVS WATER POLLUTION UNIT 2 now on Youtube !
Forum : Video Lectures
Last Post : drvrmanoj2015
-> MPA (P) 113 Paper- III Administrative Theory May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (F) 118 Paper- VIII :Indian Administrative System May/ June 2011 Question pa...
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (P) 114 Paper- IV Organisation And Management May/June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (F) 119 Paper- IX :Development Administration May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (P) 112 Paper- II Nature And Concepts May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MPA (P) 115 (Paper-V) Indian Political System May/ June 2011 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MSO (F) 86 Course- IV Study Of Sociology June 2009 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MSO (F) 87 Course -VII Industrial Sociology June 2009 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar
-> MSO (F) 88 Course -VIII Education, Health and Society June 2009 Question paper
Forum : Unapproved Threads
Last Post : C.Krishna Kumar