Hello There, Guest! RegisterLogin with Facebook
Login with Facebook

New Anna University (UG / PG) Nov/Dec 2016 and Jan 2017 Theory , Practical Exam Timetable
>>> Anna University Sixth Semester Question Bank Collection (R2013) ECE,MECH,CSE,IT,EEE,CIVIL,EIE
>>> Anna University November/December 2015 Examination Question Papers
>>> Anna University Study Materials for all Departments
>>> Anna University Question Papers : April May June 2015 Question Papers | Nov Dec 2014 and Jan 2015 Question Papers

Register or Login to Submit Study Materials , Shoutbox and also to access Many Features !!

Vidyarthiplus Shop :: Handwritten Premium Lecture Notes
Share your Study Materials with us
Share your Study Materials with us : Click Here

EC2354 - VLSI DESIGN 2012 Important Questions

Anna university
VLSI DESIGN 2012 Important Questions

Subject Code : EC2354
Subject Name : VLSI DESIGN

Unit I

1.Discuss in detail with necessary equations the operation of MOSFET and its current – voltage characteristics.
2.Explain the DC characteristics of CMOS inverter with neat diagram.
3.Explain MOS effects with necessary examples.
4.Explain operation in a transistor with drain and gate current.

Unit II

1.Explain non-ideal effects of MOS.
2.Study Everything Regarding CMOS technology with necessary diagram.
3.Explain in detail about Chennel length modulation, Constant field scaling. Constant voltage scaling.

Unit III

1.Explain the synchronizes with relevant examples.
2.Explain in detail about the operation of dynamic CMOS, domino and NP domino logic with necessary diagram.
3.Explain the various static sequencing element methodology in detail.
4.Explain in detail the various circuit design of flip flops and latches.

Unit IV

1.Explain the manufacturing test principles in detail.
2.Describe the Adhoc testing and scan based approaches to design for testability in detail.
3.Explain in detail about the sequence of Scan-Based techniques.
4.Explain in detail the BIST technique with neat circuits.

Unit V

1.Draw the three input CMOS NOR and NAND gates and write the Verilog switch level modelling.
2.Draw the logic diagram of 4 to 1 MUX using NAND gates and write the gate level modelling using Verilog HDL.
3.Write Verilog coding for data flow model Behavior model.
4.Detail About Gate Level Modelling.
5.Explain the continuous and implicit continuous assignment.



Recommend on Google